

Product Specification

GENERAL DESCRIPTION

OB2354L combines a dedicated current mode PWM controller with a high voltage power MOSFET. It is optimized for high performance, low standby power, and cost effective off-line flyback converter applications in sub 16W range.

OB2354L offers complete protection coverage with automatic self-recovery feature including Cycle-by-Cycle current limiting (OCP), over load protection (OLP), over temperature protection (OTP), over voltage protection and VDD under voltage lockout (UVLO). Excellent EMI performance is achieved with On-Bright proprietary frequency shuffling technique together with soft switching control at the totem pole gate drive output.

The tone energy at below 20KHZ is minimized in the design and audio noise is eliminated during operation.

OB2354L is offered in DIP8 package.

APPLICATIONS


Offline AC/DC flyback converter for

- AC/DC adapter
- PDA power supplies
- Digital Cameras and Camcorder Adapter
- VCR, SVR, STB, DVD&DVCD Player SMPS
- Set-Top Box Power
- Auxiliary Power Supply for PC and Server
- Open-frame SMPS

FEATURES

- Power on Soft Start Reducing MOSFET Vds Stress
- Frequency shuffling for EMI
- Extended Burst Mode Control For Improved Efficiency and Minimum Standby Power Design
- Audio Noise Free Operation
- Fixed 50KHZ Switching Frequency
- Internal Synchronized Slope Compensation
- Low VDD Startup Current and Low Operating Current
- Leading Edge Blanking on Current Sense Input
- Good Protection Coverage With Auto Self-Recovery
 - VDD Under Voltage Lockout with Hysteresis (UVLO)
 - Over Temperature Protection (OTP)
 - On-Bright Proprietary Line Input Compensated Cycle-by-Cycle Over-current Threshold Setting For Constant Output Power Limiting Over Universal Input Voltage Range.
 - Overload Protection (OLP).
 - Over voltage Protection(OVP)

TYPICAL APPLICATION



Output Power Table

Product	230VAC±15%	85-265VAC		
	Open Frame ¹	Open Frame ¹		
OB2354L	16W	11W		


Notes: 1. Maximum practical continuous power in an open frame design with sufficient drain pattern as a heat sink, at 50 ℃ ambient



GENERAL INFORMATION

Pin Configuration

The OB2354L is offered in DIP8 package as shown below.



Ordering Information

Part Number	Description			
OB2354LAP	DIP8, Pb-free			

Package Dissipation Rating


Package		RθJA	(°C/W)
DIP8	•	75	•

Note: Drain Pin Connected to 100mm2 PCB copper clad.


Absolute Maximum Ratings

Parameter	Value		
Drain Voltage (off state)	-0.3V to BVdss		
VDD Voltage	-0.3V to 30 V		
VDD-G Input Voltage	-0.3V to 30 V		
FB Input Voltage	-0.3 to 7V		
Sense Input Voltage	-0.3 to 7V		
Maximum Operating Junction Temperature T _J	150℃		
Min/Max Storage Temperature T _{stg}	-55 to 150℃		
Lead Temperature (Soldering, 10secs)	260℃		

Note: Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute maximum-rated conditions for extended periods may affect device reliability.



Marking Information



Y:Year Code(0-9)

WW:Week Code(01-52)

A:DIP8 Package

P:Pb-free Package

L:Version


S:Internal Code(Optional)



TERMINAL ASSIGNMENTS

Pin Name	I/O	Description
GND	Р	Ground
FB	-	Feedback input pin. The PWM duty cycle is determined by voltage level into this pin
ГВ	'	and the current-sense signal at Pin 4.
VDD-G	Р	Internal Gate Driver Power Supply
SENSE	1	Current sense input
VDD	Р	IC DC power supply Input
Drain	0	HV MOSFET Drain Pin. The Drain pin is connected to the primary lead of the
		transformer

BLOCK DIAGRAM





ELECTRICAL CHARACTERISTICS

 $(T_A = 25^{\circ}C, VDD=16V, unless otherwise noted)$

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
Supply Voltage (VI						
	VDD Start up	VDD=11V,Measure		5	20	uA
Istartup	Current	Leakage current into VDD		3	20	uA
I_VDD_Operation	Operation	V _{FB} =3V		1.6		mA
_vbb_operation	Current	ALB OA		1.0		1117 \
	VDD Under					
UVLO(ON)	Voltage Lockout		5.8	6.8	7.8	V
	Enter					
LIV/I O/OFF)	VDD Under		44.5	40.5	40.5	.,
UVLO(OFF)	Voltage Lockout		11.5	12.5	13.5	V
	Exit (Recovery)	CS=0V,FB=3V				
OVP(ON)	Over voltage	Ramp up VDD until gate	22.0	23.5	25.0	V
OVI (OIV)	protection voltage	clock is off	22.0	20.0	25.0	V
Feedback Input Se	ection(FB Pin)	Older le dii				
•	V _{FB} Open Loop		4.6	4.0	F 2	V
V _{FB} _Open	Voltage		4.6	4.9	5.2	V
I _{FB} _Short	FB pin short	Short FB pin to GND and		1.15		mA
IFB_SHOIL	circuit current	measure current		1.15		IIIA
	Zero Duty Cycle					
V_{TH}_0D	FB Threshold			8.0		V
	Voltage					
\	Power Limiting					
V_{TH}_PL	FB Threshold			3.7		V
	Voltage					
T _D _PL	Power limiting Debounce Time			50		mSec
Z _{FB} IN	Input Impedance			4		Kohm
Current Sense Inp				<u> </u>		ROIIII
Soft start time				4		ms
	Leading edge					1110
T_blanking	blanking time			270		ns
Z _{SENSE} _IN	Input Impedance			40		Kohm
<u> </u>	Over Current	From Over Current Occurs				
T _D OC	Detection and	till the Gatedrive output		80		nSec
_	Control Delay	start to turn off				
	Internal Current					
V _{TH} _OC	Limiting	FB=3.3V	0.72	0.77	0.82	V
V1H_00	Threshold		0.72	0.77	0.02	•
• " .	Voltage					
Oscillator	Mamaal	T	I		I	
Е	Normal Oscillation		45	50	55	KHZ
Fosc	Frequency		40	50	55	INITA
	Frequency					
∆f Temp	Temperature			5		%
	Stability					/0
A () (DD	Frequency			† <u> </u>		%
$\triangle f_VDD$	Voltage Stability			5		, ,
D may	Maximum duty	ED-2 2)/ CC -0)/	E.C.	66	76	0/
D_max	cycle	FB=3.3V, CS =0V	56	66	76	%
		*				





F_Burst	Burst Mode Base Frequency			22		KHZ
Mosfet Section						
BVdss	MOSFET Drain- Source Breakdown Voltage		600			>
Rdson	Static Drain to Source On Resistance			9		Ω
Frequency Shufflin	ng					
Δf_OSC	Frequency Modulation range /Base frequency		-4		4	%
Over temperature protection						
Over temperature protection trip point				150		$^{\circ}$





CHARACTERIZATION PLOTS


(The characteristic graphs are normalized at Ta=25℃)



















OPERATION DESCRIPTION

The OB2354L is a low power off-line SMPS Switcher optimized for off-line flyback converter applications in sub 16W power range. The 'Extended burst mode' control greatly reduces the standby power consumption and helps the design easily to meet the international power conservation requirements.

Startup Current and Start up Control

Startup current of OB2354L is designed to be very low so that VDD could be charged up above UVLO threshold level and device starts up quickly. A large value startup resistor can therefore be used to minimize the power loss yet achieve a reliable startup in application. For AC/DC adapter with universal input range design, a 2 M Ω , 1/2 W startup resistor could be used together with a VDD capacitor to provide a fast startup and yet low power dissipation design solution.

Operating Current

The Operating current of OB2354L is low at 2mA. Good efficiency is achieved with OB2354L low operating current together with the 'Extended burst mode' control features.

Soft Start

OB2354L features an internal 4ms soft start to soften the electrical stress occurring in the power supply during startup. It is activated during the power on sequence. As soon as VDD reaches UVLO(OFF), the peak current is gradually increased from nearly zero to the maximum level of 0.77V. Every restart up is followed by a soft start.

• Frequency shuffling for EMI improvement

The frequency Shuffling (switching frequency modulation) is implemented in OB2354L. The oscillation frequency is modulated so that the tone energy is spread out. The spread spectrum minimizes the conduction band EMI and therefore eases the system design.

• Extended Burst Mode Operation

At light load or zero load condition, most of the power dissipation in a switching mode power supply is from switching loss on the MOSFET, the core loss of the transformer and the loss on the snubber circuit. The magnitude of power loss is in proportion to the switching frequency. Lower switching frequency leads to the reduction on the power loss and thus conserves the energy.

The switching frequency is internally adjusted at no load or light load condition. The switch frequency reduces at light/no load condition to improve the conversion efficiency. At light load or no load condition, the FB input drops below burst mode threshold level and device enters Burst Mode control. The Gate drive output switches only when VDD voltage drops below a preset level and FB input is active to output an on state. Otherwise the gate drive remains at off state to minimize the switching loss and reduces the standby power consumption to the greatest extend.

The switching frequency control also eliminates the audio noise at any loading conditions.

• Oscillator Operation

The switching frequency of OB2354L is internally fixed at 50KHZ. No external frequency setting components are required for PCB design simplification.

• Current Sensing and Leading Edge Blanking
Cycle-by-Cycle current limiting is offered in
OB2354L current mode PWM control. The switch
current is detected by a sense resistor into the
sense pin. An internal leading edge blanking
circuit chops off the sensed voltage spike at initial
internal power MOSFET on state due to snubber
diode reverse recovery and surge gate current of
internal power MOSFET so that the external RC
filtering on sense input is no longer needed. The
current limiting comparator is disabled and cannot
turn off the internal power MOSFET during the
blanking period. The PWM duty cycle is
determined by the current sense input voltage and

Internal Synchronized Slope Compensation

Built-in slope compensation circuit adds voltage ramp onto the current sense input voltage for PWM generation. This greatly improves the close loop stability at CCM and prevents the sub-harmonic oscillation and thus reduces the output ripple voltage.

Drive

the FB input voltage.

The internal power MOSFET in OB2354L is driven by a dedicated gate driver for power switch control. Too weak the gate drive strength results in higher conduction and switch loss of MOSFET while too strong gate drive results the compromise of EMI. A good tradeoff is achieved through the built-in totem pole gate design with right output strength and dead time control. The low idle loss and good



EMI system design is easier to achieve with this dedicated control scheme.

In addition to the gate drive control scheme mentioned, the gate drive strength can also be adjusted externally by a resistor connected between VDD and VDDG, the falling edge of the Drain output can be well controlled. It provides great flexibility for system EMI design.

Protection Controls

Good power supply system reliability is achieved with its rich protection features including Cycle-by-Cycle current limiting (OCP), Over Load Protection (OLP), over voltage protection and Under Voltage Lockout on VDD (UVLO).

With On-Bright Proprietary technology, the OCP is line voltage compensated to achieve constant


output power limit over the universal input voltage range.


At overload condition when FB input voltage exceeds power limit threshold value for more than TD_PL, control circuit reacts to shut down the switcher. Switcher restarts when VDD voltage drops below UVLO limit. Similarly, control circuit shutdowns the power MOSFET when an Over Temperature condition is detected.


VDD is supplied by transformer auxiliary winding output. When VDD voltage exceeds the internal OVP threshold voltage (23.5V) due to abnormal conditions, The power MOSFET is shut down until VDD drops below 6.8V (UVLO limit), and device enters power on restart-up sequence thereafter.

PACKAGE MECHANICAL DATA

8-Pin Plastic DIP







Symbol	Dimensions In Millimeters		Dimensions In Inches		
Syllibol	Min	Max	Min	Max	
A	3.710	5.334	0.146	0.210	
A1	0.381		0.015		
A2	2.921	4.953	0.115	0.195	
В	0.350	0.650	0.014	0.026	
B1	1.524	1.524 (BSC) 0.06 (I		BSC)	
C	0.200	0.360	0.008	0.014	
D	9.000	10.160	0.354	0.400	
Е	6.096	7.112	0.240	0.280	
E1	7.320	8.255	0.288	0.325	
e	2.540 (BSC)		0.1 (BSC)		
L	2.921	3.810	0.115	0.150	
E2	7.620	10.920	0.300	0.430	